

A Refined Space Vector PWM Signal Generation for Multilevel Inverters

G.Sambasiva Rao, Dr.K.Chandra Sekhar

Dept. of Electrical Engg, R.V.R & J.C College of Engg, Chowdavaram, Guntur -522 019(India)

E-Mail:sambasiva.gudapati@gmail.com, cskoritala@gmail.com

Abstract— A refined space vector modulation scheme for multilevel inverters, using only the instantaneous sampled reference signals is presented in this paper. The proposed space vector pulse width modulation technique does not require the sector information and look-up tables to select the appropriate switching vectors. The inverter leg switching times are directly obtained from the instantaneous sampled reference signal amplitudes and centers the switching times for the middle space vectors in a sampling time interval, as in the case of conventional space vector pulse width modulation. The simulation results are presented to a five-level inverter system for dual-fed induction motor drive. The dual-fed structure is realized by opening the neutral-point of the conventional squirrel cage induction motor. The five-level inversion is obtained by feeding the dual-fed induction motor with four-level inverter from one end and two-level inverter from the other end.

Index Terms— dual-fed induction motor, space vector PWM, sampled sinusoidal reference signals, triangular carrier signals, middle space vectors.

I. INTRODUCTION

The two most widely used pulse width modulation (PWM) schemes for multilevel inverters are the carrier-based sine-triangle PWM (SPWM) scheme and the space vector PWM (SVPWM) scheme. These modulation schemes have been extensively studied and compared for the performance parameters with two level inverters [1, 2]. The SPWM schemes are more flexible and simpler to implement, but the maximum peak of the fundamental component in the output voltage is limited to 50% of the DC link voltage [2]. In SVPWM schemes, a reference space vector is sampled at regular intervals to determine the inverter switching vectors and their time durations, in a sampling time interval. The SVPWM scheme gives a more fundamental voltage and better harmonic performance compared to the SPWM schemes [3–5]. The maximum peak of the fundamental component in the output voltage obtained with space vector modulation is 15% greater than with the sine-triangle modulation scheme [2, 3]. But the conventional SVPWM scheme requires sector identification and look-up tables to determine the timings for various switching vectors of the inverter, in all the sectors [3, 4]. This makes the implementation of the SVPWM scheme quite complicated. It has been shown that, for two-level inverters, a SVPWM like performance can be obtained with a SPWM scheme by adding a common mode voltage of suitable magnitude, to the sinusoidal reference signals [4, 5]. A simplified method, to determine the correct offset times for centering the time durations of the middle space vectors, in a sampling time interval, is presented [8], for the two-level

inverter. The inverter leg switching times are calculated directly from the sampled amplitudes of the sinusoidal reference signals with considerable reduction in the computation time [8]. The SPWM scheme, when applied to multilevel inverters, uses a number of level-shifted carrier signals to compare with the sinusoidal reference signals [9, 19]. The SVPWM for multilevel inverters [10, 11] involves mapping of the outer sectors to an inner subhexagon sector, to determine the switching time interval, for various space vectors. Then the switching space vectors corresponding to the actual sector are switched, for the time durations calculated from the mapped inner sectors. It is obvious that such a scheme, in multilevel inverters, will be very complex, as a large number of sectors and inverter vectors are involved. This will also considerably increase the computation time. A modulation scheme is presented in [12], where a fixed common mode voltage is added to the reference signal throughout the modulation range. It has been shown [13] that this common mode addition will not result in a SVPWM-like performance, as it will not centre the middle space vectors in a sampling interval. The common mode voltage to be added in the reference phase voltages, to achieve SVPWM-like performance, is a function of the modulation index for multilevel inverters [13]. A SVPWM scheme based on the above principle has been presented [14], where the switching time for the inverter legs is directly determined from sampled sinusoidal reference signal amplitudes. This technique reduces the computation time considerably more than the conventional SVPWM techniques do, but it involves region identifications based on modulation indices. While this SVPWM scheme works well for a three-level PWM generation, it cannot be extended to multilevel inverters of levels higher than three, as the region identification becomes more complicated. A carrier-based PWM scheme has been presented [15], where sinusoidal references are added with a proper offset voltage before being compared with carriers, to achieve the performance of a SVPWM. The offset voltage computation is based on a modulus function depending on the DC link voltage, number of levels and the sinusoidal reference signal amplitudes. A SVPWM scheme is presented [18], where the switching time for the inverter legs is directly determined from sampled sinusoidal reference signal amplitudes for five-level inverter where two three-level inverters feed the dual-fed induction motor. The objective of this paper is to present an implementation scheme for PWM signal generation for five-level inverter system for dual-fed induction motor, similar to the SVPWM scheme. In the proposed scheme, the dual-fed induction motor is fed with four-level inverter from one end and two-level inverter from

the other end, four-level inversion is obtained by connecting three conventional 2-level inverters with equal DC link voltage in cascade. The PWM switching times for the inverter legs are directly derived from the sampled amplitudes of the sinusoidal reference signals. A simple way of adding an offset voltage to the sinusoidal reference signals, to generate the SVPWM pattern, from only the sampled amplitudes of sinusoidal reference signals, is explained. The proposed SVPWM signal generation does not involve checks for region identification, as in the SVPWM scheme presented in [14]. Also, the algorithm does not require either sector identification or look-up tables for switching vector determination as are required in the conventional multilevel SVPWM schemes [10,11]. Thus the scheme is computationally efficient when compared to conventional multilevel SVPWM schemes, making it superior for real-time implementation.

II. FIVE-LEVEL INVERTER SCHEME FOR THE DUAL-FED INDUCTION MOTOR

The power circuit of the proposed drive is shown in Fig. 1. Four-level inverter from one end and two-level inverter from the other end feed the dual-fed induction motor. The four-level inverter is composed of three conventional two-level inverters INV-1, INV-2 and INV-3 in cascade. The DC link voltage of INV-1, INV-2, INV-3 and the two-level inverter INV-4 is $(1/4)E_{dc}$, where E_{dc} is the DC link voltage of an equivalent conventional single two-level inverter drive. The leg voltage E_{A3n} of phase-A attains a voltage of $(1/4)E_{dc}$ if (i) The top switch S_{31} of INV-3 is turned on (Fig. 1) and (ii) The bottom switch S_{24} of INV-2 is turned on. The leg voltage E_{A3n} of phase-A attains a voltage of $(2/4)E_{dc}$ if (i) the top switch S_{31} of INV-3 is turned on (ii) The top switch S_{21} of INV-2 is turned on and (iii) The bottom switch S_{14} of INV-1 is turned on. The leg voltage E_{A3n} of phase-A attains a voltage of $(3/4)E_{dc}$ if (i) The top switch S_{31} of INV-3 is turned on (ii) The top switch S_{21} of INV-2 is turned on and (iii) The top switch S_{11} of INV-1 is turned on. The leg voltage E_{A3n} of phase-A attains a voltage of zero volts if the bottom switch S_{34} of the INV-3 is turned on. Thus the leg voltage E_{A3n} attains four voltages of 0, $(1/4)E_{dc}$, $(2/4)E_{dc}$ and $(3/4)E_{dc}$, which is basic characteristic of a 4-level inverter. Similarly the leg voltages E_{B3n} and E_{C3n} of phase-B and phase-C attain the four voltages of 0, $(1/4)E_{dc}$, $(2/4)E_{dc}$ and $(3/4)E_{dc}$. The leg voltage $E_{A4n'}$ of phase-A attains a voltage of $(1/4)E_{dc}$ if the top switch S_{41} of INV-4 is turned on. The leg voltage $E_{A4n'}$ of phase-A attains a voltage of zero volts if the bottom switch S_{44} of the INV-4 is turned on. Thus the leg voltage $E_{A4n'}$ attains two voltages of 0 and $(1/4)E_{dc}$, which is basic characteristic of a 2-level inverter. Similarly the leg voltages $E_{B4n'}$ and $E_{C4n'}$ of phase-B and phase-C attain the two voltages of 0 and $(1/4)E_{dc}$. Thus, one end of dual-fed induction motor may be connected to a DC link voltage of either zero or $(1/4)E_{dc}$ or $(2/4)E_{dc}$ or $(3/4)E_{dc}$ and other end may be connected to a DC link voltage of either zero or $(1/4)E_{dc}$. When both the inverters, four-level inverter and two-level inverter drive the induction motor from both ends, five different levels are attained by each phase of the induction motor. If we assume that the points n and n' are connected,

the five levels generated for phase-A are shown in TABLE I.

TABLE I
THE FIVE LEVELS REALIZED IN THE PHASE-A WINDING

Leg-voltage of phase A (E_{A3n})	Leg-voltage of phase A ($E_{A4n'}$)	Motor phase voltage $E_{A3A4} = E_{A3n} - E_{A4n'}$	Level
0	$(1/4)E_{dc}$	$-(1/4)E_{dc}$	Level 1
0	0	0	Level 2
$(1/4)E_{dc}$	0	$(1/4)E_{dc}$	Level 3
$(1/2)E_{dc}$	0	$(1/2)E_{dc}$	Level 4
$(3/4)E_{dc}$	0	$(3/4)E_{dc}$	Level 5

III. VOLTAGE SPACE VECTORS OF PROPOSED INVERTER

At any instant, the combined effect of 120° phase shifted three voltages in the three windings of the induction motor could be represented by an equivalent space vector. This space vector E_s , for the proposed scheme is given by $E_s = E_{A3A4} + E_{B3B4} \cdot e^{j(2\pi/3)} + E_{C3C4} \cdot e^{j(4\pi/3)}$. (1)

By substituting expressions for the equivalent phase voltages in (1)

$$E_s = (E_{A3n} - E_{A4n'}) + (E_{B3n} - E_{B4n'}) \cdot e^{j(2/3)} + (E_{C3n} - E_{C4n'}) \cdot e^{j(4/3)} \quad (2)$$

This equivalent space vector E_s can be determined by resolving the three phase voltages along mutually perpendicular axes, d-q axes of which d-axis is along the A-phase (Fig.2). Then the space vector is given by

$$E_s = E_s(d) + j E_s(q) \quad (3)$$

Where $E_s(d)$ is the sum of all voltage components of E_{A3A4} , E_{B3B4} and E_{C3C4} along the d-axis and $E_s(q)$ is the sum of the voltage components of E_{A3A4} , E_{B3B4} and E_{C3C4} along the q-axis. The voltage components $E_s(d)$ and $E_s(q)$ can be thus expressed by the following transformation,

$$E_s(d) = E_{A3A4}(d) + E_{B3B4}(d) + E_{C3C4}(d) \quad (4)$$

$$E_s(q) = E_{B3B4}(q) + E_{C3C4}(q) \quad (5)$$

$$\begin{bmatrix} E_s(d) \\ E_s(q) \end{bmatrix} = \begin{bmatrix} 1 & -\frac{1}{2} & -\frac{1}{2} \\ 0 & \frac{\sqrt{3}}{2} & -\frac{\sqrt{3}}{2} \end{bmatrix} \begin{bmatrix} E_{A3A4} \\ E_{B3B4} \\ E_{C3C4} \end{bmatrix} \quad (6)$$

By substituting expressions for the equivalent phase voltages in (6),

$$\begin{bmatrix} E_s(d) \\ E_s(q) \end{bmatrix} = \begin{bmatrix} 1 & -\frac{1}{2} & -\frac{1}{2} \\ 0 & \frac{\sqrt{3}}{2} & -\frac{\sqrt{3}}{2} \end{bmatrix} \begin{bmatrix} E_{A3n} - E_{A4n'} \\ E_{B3n} - E_{B4n'} \\ E_{C3n} - E_{C4n'} \end{bmatrix} \quad (7)$$




Fig.1 Schematic circuit diagram of the proposed 5-level inverter drive scheme

The inverters can generate different levels of voltage vectors in the three phases of induction motor depending upon the condition of the switchings of inverter and for each of the different combinations of leg voltages, E_{A3n} , E_{B3n} and E_{C3n} for the four-level inverter and E_{A4n} , E_{B4n} and E_{C4n} for the two-level inverter. The different equivalent voltage space vectors can be determined using (3) and (7). The possible combinations of space vectors will occupy different locations as shown in Fig. 3. There are in total 61 locations forming 96 sectors in the space vector point of view. The resultant hexagon (Fig.3) can be divided into four layers: layer-1(innermost layer); layer-2(next outer layer); layer-3(layer outside layer 2) and layer-4(outermost layer).




Fig.2 Determination of equivalent space vector from phase voltages




Fig.3. The voltage space vector locations and layers for the proposed drive

IV. EFFECT OF COMMON-MODE VOLTAGE IN SPACE VECTOR LOCATIONS

In the above analysis to generate the different levels and the space vector locations, the points n and n' are assumed to be connected. When the points n and n' are not connected (as in the proposed topology Fig.1), the actual motor phase voltages are

$$E_{A3A4} = E_{A3n} - E_{A4n'} - E_{n'n} \quad (8)$$

$$E_{B3B4} = E_{B3n} - E_{B4n'} - E_{n'n} \quad (9)$$

$$E_{C3C4} = E_{C3n} - E_{C4n'} - E_{n'n} \quad (10)$$

$E_{n'n}$ is the common-mode voltage and is given by

$$E_{n'n} = \frac{1}{3} (E_{A3n} + E_{B3n} + E_{C3n}) - \frac{1}{3} (E_{A4n'} + E_{B4n'} + E_{C4n'}) \quad (11)$$

Substituting these expressions in (1)

$$E_s = (E_{A3n} - E_{A4n'} - E_{n'n}) + (E_{B3n} - E_{B4n'} - E_{n'n}) \cdot e^{j2\pi/3} + (E_{C3n} - E_{C4n'} - E_{n'n}) \cdot e^{j4\pi/3} = (E_{A3n} - E_{A4n'}) + (E_{B3n} - E_{B4n'}) \cdot e^{j2\pi/3} + (E_{C3n} - E_{C4n'}) \cdot e^{j4\pi/3} - (E_{n'n} + E_{n'n} \cdot e^{j2\pi/3} + E_{n'n} \cdot e^{j4\pi/3})$$

In this equation

$$(E_{n'n} + E_{n'n} \cdot e^{j2\pi/3} + E_{n'n} \cdot e^{j4\pi/3}) = E_{n'n} - \frac{1}{2} E_{n'n} - \frac{1}{2} E_{n'n} = 0$$

and the equation then reduces to

$$E_s = (E_{A3n} - E_{A4n'}) + (E_{B3n} - E_{B4n'}) \cdot e^{j2\pi/3} + (E_{C3n} - E_{C4n'}) \cdot e^{j4\pi/3}$$

This expression of E_s is the same as (2), where the points n and n' are assumed to be connected. The above analysis depicts that the common-mode voltage present between the points n and n' does not effect the space vector locations. This common-mode voltage will effect only in the diversity of space vectors in different locations.

V. PROPOSED SVPWM IN LINEAR MODULATION RANGE

For two-level inverters, in the SPWM scheme, each sinusoidal reference signal is compared with the triangular carrier signal and the individual phase voltages are generated [1]. To attain the maximum possible peak amplitude of the fundamental phase voltage, a common offset voltage, $E_{offset1}$ is added to the sinusoidal reference signals [5, 12], where the magnitude of $E_{offset1}$ is given by

$$E_{offset1} = -(E_{max} + E_{min}) / 2 \quad (12)$$

Where E_{max} and E_{min} are the maximum and minimum magnitudes of the three sampled sinusoidal reference signals respectively, in a sampling time interval. The addition of this common offset voltage, $E_{offset1}$, results in the active space vectors being centered in a sampling time interval, making the SPWM scheme equivalent to the SVPWM scheme [3]. In a sampling time interval, the sinusoidal reference signal which has lowest magnitude crosses the triangular carrier signal first, and causes the first transition in the inverter switching state. While the sinusoidal reference signal, which has the maximum magnitude, crosses the triangular carrier signal last and causes the last switching transition in the inverter switching states in a two-level SVPWM scheme [5, 13]. Thus the switching times of the active space vectors can be determined from the sampled sinusoidal reference signal amplitudes in a two-level inverter system [8]. The SPWM scheme, for five-level inverter, sinusoidal reference signals are compared with symmetrical level shifted four triangular carrier signals for PWM generation [9]. After addition of offset voltage $E_{offset1}$ to the sinusoidal reference signals, the modified sinusoidal reference signals are shown in Fig.4 along with four triangular carrier signals T1 to T4. The

sinusoidal reference signals cross the triangular carrier signals at different instants in a sampling time interval T_s (Fig.4). Each time a sinusoidal reference signal crosses the triangular carrier signal, it causes a change in the inverter switching state. The changes in phase voltage and their time intervals are shown in Fig.5 in a sampling time interval T_s . The sampling time interval T_s , can be split into four time intervals t_{01} , t_1 , t_2 and t_{02} . The time intervals t_{01} and t_{02} are the time durations for the start and end inverter space vectors respectively, in a sampling time interval T_s . The time intervals t_1 and t_2 are the time durations for the middle inverter space vectors (active space vectors), in a sampling time interval T_s . It should be observed from Fig.5 that the middle space vectors are not centered in a sampling time interval T_s . Because of the level-shifted four triangular carrier signals (Fig.4), the first crossing (termed as first_cross) of the sinusoidal reference signal cannot always be the minimum magnitude of the three sampled sinusoidal reference signals, in a sampling time interval. Similarly, the last crossing (termed as third_cross) of the sinusoidal reference signal cannot always be the maximum magnitude of the three sampled sinusoidal reference signals, in a sampling time interval. Thus the offset voltage, $E_{offset1}$ is not sufficient to center the middle inverter space vectors, in a multilevel PWM system during a sampling time interval T_s (Fig.5). Hence an additional offset ($offset2$) has to be added to the sinusoidal reference signals of Fig.4, so that the middle inverter space vectors can be centered in a sampling time interval, same as a two-level SVPWM system [3]. In this paper, a simple procedure to find out the offset voltage (to be added to the sinusoidal reference signals for PWM generation) is presented, based only on the sampled amplitudes of the sinusoidal reference signals. In the proposed scheme, the sinusoidal reference signal, from the three sampled sinusoidal reference signals, which crosses the triangular carrier signal first (first_cross) and the sinusoidal reference signal which crosses the triangular carrier signal last (third_cross) are found. Once the first_cross signal and third_cross signal are known, the theory of offset calculation of (12), for the 2-level inverter, can easily be adapted for the 5-level SVPWM generation scheme.




Fig. 4 Modified sinusoidal reference signals and triangular carrier signals for a five-level PWM scheme




Fig. 5 Inverter switching vectors and their switching time durations during sampling time interval T_s

VI. DETERMINATION OF THE OFFSET VOLTAGE FOR A FIVE-LEVEL INVERTER

Fig.4 shows modified sinusoidal reference signals and four triangular Carrier signals used for PWM generation for five-level inverter. The modified sinusoidal reference signals are given by

$$\begin{aligned} E_{AN}^* &= E_{AN} + E_{offset1} \\ E_{BN}^* &= E_{BN} + E_{offset1} \\ E_{CN}^* &= E_{CN} + E_{offset1} \end{aligned} \quad (13)$$

where E_{AN} , E_{BN} and E_{CN} are the sampled amplitudes of sinusoidal reference signals during the current sampling time interval and $E_{offset1}$ is calculated from (12). The time interval, at which the A-phase sinusoidal reference signal, E_{AN}^* crosses the triangular carrier signal, is termed as $T_{a-cross}$ (Fig.6). Similarly, the time intervals, when the B-phase and C-phase sinusoidal reference signals, E_{BN}^* and E_{CN}^* cross the triangular carrier signals, are termed as $T_{b-cross}$ and $T_{c-cross}$ respectively. Fig.6 shows a sampling time interval when the A-phase sinusoidal reference signal is in the triangular carrier region T3 while the B-phase sinusoidal reference signal and C-phase sinusoidal reference signal are in carrier region T4 and T2 respectively. As shown in Fig.6, the time interval, $T_{a-cross}$, at which the A-phase sinusoidal reference signal crosses the triangular carrier signal is directly proportional to the phase voltage amplitude, $(E_{AN}^* - E_{dc}/4)$. The time interval, $T_{b-cross}$, at which the B-phase sinusoidal reference signal crosses the triangular carrier signal, is proportional to $(E_{BN}^* + E_{dc}/2)$ and the time interval, $T_{c-cross}$, at which the C-phase sinusoidal reference signal crosses the triangular carrier signal, is proportional to $(E_{CN}^* + E_{dc}/4)$. Therefore

$$\begin{aligned} T_{a-cross} &= (E_{AN}^* - E_{dc}/4) \times \left(\frac{T_s}{E_{dc}/4} \right) = T_{as} - T_s \\ T_{b-cross} &= (E_{BN}^* + E_{dc}/2) \times \left(\frac{T_s}{E_{dc}/4} \right) = T_{bs} + (2T_s) \\ T_{c-cross} &= (E_{CN}^* + E_{dc}/4) \times \left(\frac{T_s}{E_{dc}/4} \right) = T_{cs} + T_s \end{aligned} \quad (14)$$

Where T_{as} , T_{bs} and T_{cs} are the time equivalents of the voltage magnitudes. The proportionality between the time equivalents and corresponding voltage magnitudes is defined as follows [8]:

$$\begin{aligned} (E_{dc}/4) T_s &= E_{AN}^* T_{as} \\ (E_{dc}/4) T_s &= E_{BN}^* T_{bs} \\ (E_{dc}/4) T_s &= E_{CN}^* T_{cs} \\ (E_{dc}/4) T_s &= E_{offset1} T_{offset1} \end{aligned} \quad (15)$$

The time interval, at which the sinusoidal reference signals cross the triangular carrier signals for the first time, is termed as T_{first_cross} . Similarly, the time intervals, at which the sinusoidal reference signals cross the triangular carrier signals for the second and third time, are termed as, T_{second_cross} and T_{third_cross} respectively, in a sampling time interval T_s .

$$\begin{aligned} T_{first_cross} &= \min(T_{a-cross}, T_{b-cross}, T_{c-cross}) \\ T_{second_cross} &= \text{mid}(T_{a-cross}, T_{b-cross}, T_{c-cross}) \\ T_{third_cross} &= \max(T_{a-cross}, T_{b-cross}, T_{c-cross}) \end{aligned} \quad (16)$$

The time intervals, T_{first_cross} , T_{second_cross} and T_{third_cross} , directly decide the switching times for the different inverter voltage vectors, forming a triangular sector, during one sampling time interval T_s . The time intervals for the start and end space vectors, are $t_{01} = T_{first_cross}$, $t_{02} = (T_s - T_{third_cross})$, respectively (Fig.5). The middle space vectors are centered by adding a time offset, $T_{offset2}$ to T_{first_cross} , T_{second_cross} and T_{third_cross} . The time offset, $T_{offset2}$ is determined as follows. The time interval for the middle inverter space vectors, T_{middle} , is given by:

$$T_{middle} = T_{third_cross} - T_{first_cross} \quad (7)$$

The time interval of the start and end space vector is

$$T_0 = T_s - T_{middle} \quad (18)$$

Thus the time interval of the start space vector is given by $T_0/2 = T_{first_cross} + T_{offset2}$

Therefore

$$T_{offset2} = T_0/2 - T_{first_cross} \quad (19)$$




Fig.6 Determination of the $T_{a-cross}$, $T_{b-cross}$ and $T_{c-cross}$ during sampling interval T_s

In this way, we can obtain offset voltages to be added for remaining samples during the time period of sinusoidal reference signal. For 5-level inverter maximum modulation index in the linear modulation range is 0.866 (the modulation index, M , is defined as the ratio of magnitude of the equivalent reference voltage space vector, generated by the three sinusoidal

reference signals, to the DC link voltage). The proposed scheme can be adapted for modulation indices lesser than 0.866. The addition of the time offset, $T_{offset2}$ to $T_{a-cross}$, $T_{b-cross}$ and $T_{c-cross}$ gives the inverter leg switching times T_{ga} , T_{gb} and T_{gc} for phases A, B and C, respectively.

$$\begin{aligned} T_{ga} &= T_{a-cross} + T_{offset2} \\ T_{gb} &= T_{b-cross} + T_{offset2} \\ T_{gc} &= T_{c-cross} + T_{offset2} \end{aligned} \quad (20)$$

VII. SIMULATION RESULTS AND DISCUSSION

The proposed SVPWM scheme is simulated using MATLAB environment with open loop E/f control for different modulation indices. The DC link voltage applied is $(1/4)E_{dc}$ for the INV-1, INV-2, INV-3 and INV-4, where E_{dc} is the DC link voltage of an equivalent conventional single two-level inverter drive. The speed reference is translated to the frequency and voltage commands maintaining E/f. The modified three reference sinusoidal signals which are added by the total offset voltage to make SPWM scheme equivalent to the SVPWM scheme, are simultaneously compared with the triangular carrier set. A DC link voltage (E_{dc}) of 400 volts is assumed for simulation studies. Fig.7a shows the motor phase voltage (E_{A3A4}) in the lowest speed range which corresponds to layer-1 operation (two-level mode) when modulation index is 0.15. Fig.7b shows the total offset voltage to be added to sinusoidal reference signals to make SPWM equivalent to the SVPWM and Fig.7c shows the A-phase sinusoidal reference signal after offset voltage is added. During this range of operation, motor phase current and normalized harmonic spectrum of motor phase voltage are shown in Fig.7d and Fig.7e respectively. Fig.8a shows the motor phase voltage (E_{A3A4}) in the next speed range which corresponds to layer-2 operation (three-level mode) when modulation index is 0.3. Fig.8b shows the total offset voltage to be added to sinusoidal reference signals to make SPWM equivalent to the SVPWM and Fig.8c shows the A-phase sinusoidal reference signal after offset voltage is added. During this range of operation, motor phase current and normalized harmonic spectrum of motor phase voltage are shown in Fig.8d and Fig.8e respectively. Fig.9a shows the motor phase voltage (E_{A3A4}) in the next speed range which corresponds to layer-3 operation (four-level mode) when modulation index is 0.6. Fig.9b shows the total offset voltage to be added to sinusoidal reference signals to make SPWM equivalent to the SVPWM and Fig.9c shows the A-phase sinusoidal reference signal after offset voltage is added. During this range of operation, motor phase current and normalized harmonic spectrum of motor phase voltage are shown in Fig.9d and Fig.9e respectively. Fig.10a shows the motor phase voltage (E_{A3A4}) in the next speed range which corresponds to layer-4 operation (five-level mode) when modulation index is 0.85. Fig.10b shows the total offset voltage to be added to sinusoidal reference signals to make SPWM equivalent to the SVPWM and Fig.10c shows the A-phase sinusoidal reference signal after offset voltage is added. During this range of operation, motor phase current and

normalized harmonic spectrum of motor phase voltage are shown in Fig.10d and Fig.10e respectively. The ratio of triangular carrier signal frequency to reference sinusoidal signal frequency is 48 for all ranges of operation. It can be observed that the motor phase voltage and motor phase current during 5-level operation are very smooth and close to the sinusoid with lower harmonics.




Fig.7a. Motor phase voltage when $M=0.15$ (layer-1, 2-level operation)




Fig.7b. The offset voltage to be added to sinusoidal reference signals when $M=0.15$ (layer-1, 2-level operation)




Fig.7c. The A-phase sinusoidal reference signal after offset voltage is added when $M=0.15$ (layer-1, 2-level operation)




Fig.7d. Motor phase current when $M=0.15$ (layer-1, 2-level operation)




Fig.7e. Normalized harmonic spectrum of the motor phase voltage when $M=0.15$ (layer-1, 2-level operation)




Fig.8e. Normalized harmonic spectrum of the motor phase voltage when $M=0.3$ (layer-2, 3-level operation)




Fig.8a. Motor phase voltage when $M=0.3$ (layer-2, 3-level operation)




Fig.9a. Motor phase voltage when $M=0.6$ (layer-3, 4-level operation)




Fig.8b. The offset voltage to be added to sinusoidal reference signals when $M=0.3$ (layer-2, 3-level operation)




Fig.9b. The offset voltage to be added to sinusoidal reference signals when $M=0.6$ (layer-3, 4-level operation)




Fig.8c. The A-phase sinusoidal reference signal after offset voltage is added when $M=0.3$ (layer-2, 3-level operation)




Fig.9c. The A-phase sinusoidal reference signal after offset voltage is added when $M=0.6$ (layer-3, 4-level operation)




Fig.8d. Motor phase current when $M=0.3$ (layer-2, 3-level operation)




Fig.9d. Motor phase current when $M=0.6$ (layer-3, 4-level operation)




Fig.9e. Normalized harmonic spectrum of the motor phase voltage when $M=0.6$ (layer-3, 4-level operation)




Fig.10e. Normalized harmonic spectrum of the motor phase voltage when $M=0.85$ (layer-4, 5-level operation)




Fig.10a. Motor phase voltage when $M=0.85$ (layer-4, 5-level operation)




Fig.10b. The offset voltage to be added to sinusoidal reference signals when $M=0.85$ (layer-4, 5-level operation)




Fig.10c. The A-phase sinusoidal reference signal after offset voltage is added when $M=0.85$ (layer-4, 5-level operation)




Fig.10d. Motor phase current when $M=0.85$ (layer-4, 5-level operation)

VIII. CONCLUSIONS

A modulation scheme of SVPWM for dual-fed induction motor drive, where the induction motor is fed by four-level inverter from one end and two-level inverter from the other end is presented. The four-level inverter used is composed of three conventional two-level inverters with equal DC link voltage in cascade. The centering of the middle inverter space vectors of the SVPWM is accomplished by the addition of an offset voltage signal to the sinusoidal reference signals, derived from the sampled amplitudes of the sinusoidal reference signals. The SVPWM technique, presented in this paper does not require any sector identification, as is required in conventional SVPWM schemes. The proposed scheme eliminates the use of look-up table approach to switch the appropriate space vector combination as in conventional SVPWM schemes. This reduces the computation time required to determine the switching times for inverter legs, making the algorithm suitable for real-time implementation.

REFERENCES

- [1] Holtz, J.: 'Pulsewidth modulation—A survey', IEEE Trans. Ind. Electron., 1992, 39, (5), pp. 410–420
- [2] Zhou, K., and Wang, D.: 'Relationship between space-vector modulation and three-phase carrier-based PWM: A comprehensive analysis', IEEE Trans. Ind. Electron., 2002, 49, (1), pp. 186–196
- [3] Van der Broeck, Skudelny, H.C., and Stanke, G.V.: 'Analysis and realisation of a pulsewidth modulator based on voltage space vectors', IEEE Trans. Ind. Appl., 1988, 24, (1), pp. 142–150
- [4] Boys, J.T., and Handley, P.G.: 'Harmonic analysis of space vector modulated PWM waveforms', IEE Proc. Electr. Power Appl., 1990, 137, (4), pp. 197–204
- [5] Holmes, D.G.: 'The general relationship between regular sampled pulse width modulation and space vector modulation for hard switched converters'. Conf. Rec. IEEE Industry Applications Society (IAS) Annual Meeting, 1992, pp. 1002–1009
- [6] Holtz, J., Lotzkat, W., and Khambadkone, A.: 'On continuous control of PWM inverters in over-modulation range including six-step mode', IEEE Trans. Power Electron., 1993, 8, (4), pp. 546–553
- [7] Lee, D., and Lee, G.: 'A novel overmodulation technique for space vector PWM inverters', IEEE Trans. Power Electron., 1998, 13, (6), pp. 1144–1151
- [8] Kim, J., and Sul, S.: 'A novel voltage modulation technique of the Space Vector PWM'. Proc. Int. Power Electronics Conf., Yokohama, Japan, 1995, pp. 742–747
- [9] Carrara, G., Gardella, S.G., Archesoni, M., Salutati, R., and Sciuotto, G.: 'A new multi-level PWM method: A theoretical analysis', IEEE Trans. Power Electron., 1992, 7, (3), pp. 497–505

- [10] Shivakumar, E.G., Gopakumar, K., Sinha, S.K., Andre, Pittet, and Ranganathan, V.T.: 'Space vector PWM control of dual inverter fed open-end winding induction motor drive'. Proc. Applied Power Electronics Conf. (APEC), 2001, pp. 339–405
- [11] Suh, J., Choi, C., and Hyun, D.: 'A new simplified space vector PWM method for three-level inverter'. Proc. IEEE Applied Power Electronics Conf. (APEC), 1999, pp. 515–520
- [12] Baiju, M.R., Mohapatra, K.K., Somasekhar, V.T., Gopakumar, K., and Umanand, L.: 'A five-level inverter voltage space phasor generation for an open-end winding induction motor drive', IEE Proc. Electr. Power Appl., 2003, 150, (5), pp. 531–538
- [13] Wang, FEL: 'Sine-triangle versus space vector modulation for threelevel PWM voltage source inverters'. Proc. IEEE-IAS Annual Meeting, Rome, 2000, pp. 2482–2488
- [14] Baiju, M.R., Gopakumar, K., Somasekhar, V.T., Mohapatra, K.K., and Umanand, L.: 'A space vector based PWMmethod using only the instantaneous amplitudes of reference phase voltages for three-level inverters', EPE J., 2003, 13, (2), pp. 35–45
- [15] McGrath, B.P., Holmes, D.G., and Lipo, T.A.: 'Optimized space vector switching sequences for multilevel inverters'. Proc. IEEE Applied Power Electronics Conf. (APEC), 2001, pp. 1123–1129
- [16] Krah, J., and Holtz, J.: 'High performance current regulation and efficient PWM Implementation for low inductance servo motors', IEEE Trans. Ind. Appl., 1999, 36, (5), pp. 1039–1049
- [17] Somasekhar, V.T., and Gopakumar, K.: 'Three-level inverter configuration cascading two 2-level inverters', IEE Proc. Electr. Power Appl., 2003, 150, (3), pp. 245–254
- [18] R.S.Kanchan, M.R.Baiju, K.K.Mohapatra, P.P.Ouseph and K.Gopakumar, 'Space vector PWM signal generation for multilevel inverters using only the sampled amplitudes of reference phase voltages' IEE Proc.-Electr. Power Appl., Vol. 152, No. 2, March 2005, pp.297-309.
- [19] K.Chandra Sekhar and G.Tulasi Ram Das 'Five-level SPWM Inverter for an Induction Motor with Open-end windings' PECon 2006, Putrajaya, Malaysia, November 28-29, 2006,pp.342-347.